Backend VLSI

Use “Ctrl+F” to find the topic you are looking for.


Click here for Analog VLSI Resources.

YouTube Channels

Back to Basics

  • RTL2GDSII
  • VLSI
  • Physical Design Concepts
  • STA
  • Digital Electronics
  • Physical Verification
  • Physical Only Cells

Team VLSI

  • STA concepts
  • VLSI Interview Questions
  • Scientific Writing : LateX & Origin
  • Semiconductor Industry
  • Various Standard cells for ASIC Design
  • Device Simulation | TCAD
  • Various Issues in VLSI design
  • Various files in VLSI Design
  • RTL-to-GDSII flow – (Hands-on with EDA Tool)
  • Custom Layout Design
  • EDA Tools installations, Integration, and debug
  • Microcontroller and FPGA Programming
  • Linux | Basic to Advance
  • VLSI Design Concepts
  • Working with EDA Tools

TechSimplified TV

  • Static Timing Analysis (STA)
  • Unified Power Format (UPF) in VLSI
  • Semiconductor News Analysis (SNA)
  • QnA – Question & Answer Series
  • Complete PERL Programming in VLSI EDA Automation
  • TCL Tutorial for VLSI
  • BASH Programming in VLSI
  • Physical-Design(PD)
  • Soft-Skill Videos
  • Verilog-A Tutorial | What is Verilog-A ?
  • What is MindMap ? Mind-Map Series

VLSI Expert

  • Resume Building
  • ExpertTalk
  • Logic Synthesis & STA – Series 1
  • SIT – Foundation of VLSI Design 2020_1
  • CMOS
  • Physical Design
  • Static Timing Analysis
  • Clock Tree Synthesis (CTS)
  • RC Circuit Questions
  • Clock Skew


Adi Teman

  • Digital IC Design
  • Linux and VIM
  • Digital Microelectronics (RTL to GDSII)
  • Physical Verification

It is available in Israel language too. Thanks to Divyang Thakkar for sharing this resource


Blogs

Cadence Design Systems – Blog

This is the official blog of Cadence Design Systems company.


Synopsys – Blog

This is the official blog of Synopsys company.


VLSI Expert


iVLSI

  • Physical Design flow
  • Scripting
  • Synthesis
  • Jobs
  • VLSI Interview Q/A
  • Forum
  • Blog
  • Linkedin Page


Teamvlsi

  • ASIC flow
  • Issues in VLSI
  • Linux
  • VLSI Interview Q/A
  • List of books
  • Social media forums
  • YouTube Channel

SignOff Semi

  • STA
  • Synthesis
  • PD Flow
  • SignOff Checks
  • SDC

VLSI Backend Adventure

  • Physical Design (PD)
  • Logical Synthesis
  • PD Verification
  • PD Analysis
  • PD Essentials
  • Discontinuity
  • STA Numerical
  • YouTube Channel

SOC Physical Design

  • Complete Physical design flow
  • STA
  • SignOff Checks

VLSI PD Blog Spot

  • Complete Physical design flow
  • Scenarios
  • PD Verification
  • Fixing crosstalk, DRC, electro migration

VLSI- Physical Design for Freshers

  • Complete Physical design flow
  • STA
  • Digital Design
  • Interview Questions

VLSI Pro – Back end

  • Physical design
  • Scripts

VLSI 4 freshers

  • Physical design
  • STA
  • DFT
  • Linux
  • Interview preparation

VLSI SoC Blog Spot

  • Physical design
  • Low power methodology
  • DFT
  • Computer Architecture
  • Puzzles
  • SoC Design
  • Tcl/Perl

VLSI for you

  • Physical design
  • Interview questions (more than 200)

VLSI Physical Design

Complete Physical design concepts starting from MMMC to verification


Physical Design Insight

  • Place and Route
  • STA
  • MOS Basics
  • Types of files

VLSI Universe

  • CMOS
  • OS
  • VLSI
  • Interview Questions

Practical Approach of Physical Design

  • Scripts related to physical design.
  • Files related concepts
  • Complete backend flow related concepts
  • STA and DFT related concepts
  • Commands related to ICC, Voltus tools

VLSI Talks

  • Physical design concepts

One Comment Add yours

  1. Sumedha says:

    Excellent information. Thanks for sharing this article.

    Like

Leave a Reply

Fill in your details below or click an icon to log in:

WordPress.com Logo

You are commenting using your WordPress.com account. Log Out /  Change )

Twitter picture

You are commenting using your Twitter account. Log Out /  Change )

Facebook photo

You are commenting using your Facebook account. Log Out /  Change )

Connecting to %s